



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/837,007	04/18/2001	Mou-Shiung Lin	MEG 01-004	7677
28112	7590	02/18/2005	EXAMINER 2	
GEORGE O. SAILE & ASSOCIATES 28 DAVIS AVENUE POUGHKEEPSIE, NY 12603			ZARNEKE, DAVID A	
			ART UNIT	PAPER NUMBER
			2829	

DATE MAILED: 02/18/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

Ak

Office Action Summary	Application No.	Applicant(s)	
	09/837,007	LIN ET AL.	
	Examiner	Art Unit	
	David A. Zarneke	2829	

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --
Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If the period for reply specified above is less than thirty (30) days, a reply within the statutory minimum of thirty (30) days will be considered timely.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

1) Responsive to communication(s) filed on 02 December 2004.
 2a) This action is **FINAL**. 2b) This action is non-final.
 3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

4) Claim(s) 13-24 is/are pending in the application.
 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
 5) Claim(s) _____ is/are allowed.
 6) Claim(s) 13-24 is/are rejected.
 7) Claim(s) _____ is/are objected to.
 8) Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

9) The specification is objected to by the Examiner.
 10) The drawing(s) filed on _____ is/are: a) accepted or b) objected to by the Examiner.
 Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
 Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
 a) All b) Some * c) None of:
 1. Certified copies of the priority documents have been received.
 2. Certified copies of the priority documents have been received in Application No. _____.
 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

1) <input type="checkbox"/> Notice of References Cited (PTO-892)	4) <input type="checkbox"/> Interview Summary (PTO-413)
2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)	Paper No(s)/Mail Date. _____.
3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date _____.	5) <input type="checkbox"/> Notice of Informal Patent Application (PTO-152)
	6) <input type="checkbox"/> Other: _____.

DETAILED ACTION

Response to Arguments

Applicant's arguments filed 12/2/04 have been fully considered but they are not persuasive.

It is argued that Yamaguchi doesn't teach the top metal layer as overhanging the bottom metal layer because Figures 3, 6 and 7 "do not clearly show layer 17 overhanging the vertical edges of layer 25. Further, Yamaguchi does not verbally describe layer 17 as overhanging the vertical edges of layer 25. Therefore, in the absence of a clear definition of the relationship between layers 17 and 25, Applicant does not believe that Yamaguchi describes Applicant's claimed invention such that one skilled in the art at the time of the invention would be able to practice the invention."

The examiner disagrees with this, the Figures do clearly show layer 17 overhanging the vertical edges of layer 25.

Further, the specification does not need to clearly describe this to enable one to use the teachings of the drawings as prior art (MPEP 2125).

Therefore, the previous rejections stand as written and are repeated below.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the

invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

Claims 13-16, 18-24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamaguchi, JP 405335313A, in view of Yamai, JP 409045691, and Forehand et al., us Patent 5,847,936, and Mars, US Patent 5,795,818.

Yamaguchi teaches a semiconductor device package (figure 3) comprising:
a semiconductor device (11), said device having been provided with points of electrical contact in an active surface thereof (13) , said points of electrical contact having been provided with fine pitch, high reliability solder bumps (28), said solder

bumps extending from said active surface of said semiconductor device over a height of columns of pillar metal (25 & 17), said columns of pillar metal being in contact with said points of electrical contact provided in the active surface of said semiconductor device wherein said pillar metal comprises two metal layers (25 & 17), and wherein top said metal layer overhangs vertical edges of bottom said metal layer.

Yamaguchi fails to teach a Ball Grid Array substrate, said BGA substrate having been provided with points of electrical contact over a first and a second surface thereof, said points of electrical contact provided over the second surface of said BGA substrate being connected to interconnect lines provided over the second surface of said BGA substrate; a solder mask provided over said second surface of said BGA substrate;

said device being positioned over the second surface of said BGA substrate, said fine pitch, high reliability solder bumps facing said second surface of said BGA substrate, providing contact between said fine pitch, high reliability solder bumps and said points of electrical contact provided over said second surface of said BGA substrate; electrical contact having been established between said fine pitch, high reliability solder bumps and said points electrical contact provided over said second surface said BGA substrate by a process of solder reflow; said semiconductor device being encapsulated in a molding compound, said molding compound surrounding said device sides including said active surface said device; contact balls making electrical contact with said points of electrical contact provided over said first surface of said BGA substrate; and electrical contact having been established between said solder balls inserted into said solder mask provided over said first surface of said BGA substrate

and said points of electrical contact provided over said first surface of said BGA substrate by a process of solder reflow.

Yamai teaches a semiconductor device package comprising a BGA substrate (8) having inherent interconnect lines on said surface, said substrate having been provided with inherent points of electrical contact over a first and a second surface thereof, said points of electrical contact provided over the second surface of said substrate', said device being positioned over the second surface of said substrate, said fine pitch, high reliability solder bumps facing said second surface of said substrate (top surface of 8) providing contact between said fine pitch, high reliability solder bumps and said points of electrical contact provided over said second surface of said substrate; inherent electrical contact having been established between said fine pitch, high reliability solder bumps and said points of electrical contact provided over said second surface of said substrate', high reliability solder bumps provided to said device comprising an inherent layer of dielectric deposited over the inherent active surface of said device ("chip"), openings having been overlying said points of electrical contact in created in said layer of dielectric in a pattern an active surface of said device ("chip"), exposing the surface of said points of electrical contact in an active surface of said device; a layer of passivation (3) deposited over the surface of said layer of dielectric, including the exposed surface of said points of electrical contact in an active surface of said device, openings having been created in said layer of passivation in a pattern overlying said points of electrical contact (2) in an active surface of said device, exposing the surface of said points of electrical contact in an active surface of said device; a layer of metal

barrier (4) deposited over the surface of said layer of passivation, including the exposed surface of said points of electrical contact in an active surface of said device; pillar metal (6) and solder bumps (9) overlying said layer of barrier metal in a pattern overlying said points of electrical contact in an active surface of said device, said pillar metal and solder bumps being separated by a layer of under bump metal; and said layer of barrier metal having been etched; said barrier metal having been removed said barrier metal from the surface of said layer of passivation where said barrier layer is not covered by said pillar metal while further leaving in place said barrier layer extending from said pillar metal by a measurable amount.

Yamai does not show that the substrate comprises a solder mask provided over said second surface of said substrate; electrical contact provided over said second surface of said substrate by a process of solder reflow; said semiconductor device being encapsulated in a molding compound, said molding compound surrounding said device on all sides including said active surface of said device', contact balls making electrical contact with said points of electrical contact provided over said first surface of said BGA substrate electrical contact having been established between said solder balls inserted into said solder mask provided over said first surface of said BGA substrate and said points of electrical contact provided over said first surface of said BGA substrate by a process of solder reflow.

However, Mars utilizes a solder mask (601) provided over said second surface of said substrate where said mask removed from a portion of said points of electrical

contact provided over the second surface of said BGA substrate by a measurable amount (Column 8, Lines 44-46).

It would have been obvious to one of ordinary skill in the art to incorporate a solder mask over the second surface of said substrate in order to ensure that metallization is applied only to bonding contacts as taught by Mars (Col 8, Lines 45-47).

Forehand discloses a flip chip package (201) with a BGA substrate wherein interconnect lines ("traces") provided over the second surface of said BGA substrate and said semiconductor device is encapsulated in a molding compound (204), said molding compound surrounding said device on all sides including said active surface of said device (Column 2, Lines 49-51); contact balls making electrical contact with said points of electrical contact provided over said first surface of said BGA substrate electrical contact having been established between said solder balls inserted into said BGA substrate and said points of solder mask provided over said first surface of said electrical contact provided over said first surface of said BGA substrate.

It would have been obvious to one of ordinary skill in the art to incorporate with the modified package of the Yamai and Mars, an encapsulant by providing a molding compound surrounding said device on all sides including said active surface of said device or to provide an underfill; and contact balls making electrical contact with said points of electrical contact provided over said first surface of said BGA substrate electrical contact having been established between said solder balls inserted into said solder mask provided over said first surface of said BGA substrate and said points of

electrical contact provided over said first surface of said BGA substrate, in order to protect the device as is well known in the art.

With respect to claim 13, absent evidence of criticality in the specification the solder balls being fine pitch, would have been an obvious matter of design choice bounded by well known manufacturing constraints and ascertainable by routine experimentation and optimization to choose these particular dimensions because applicant has not disclosed that the dimensions are for a particular unobvious purpose, produce an unexpected result, or are otherwise critical, and it appears *prima facie* that the process would possess utility using another dimension. Indeed, it has been held that mere dimensional limitations are *prima facie* obvious absent a disclosure that the limitations are for a particular unobvious purpose, produce an unexpected result, or are otherwise critical. See, for example, *In re Rose*, 220 F.2d 459, 105 USPQ 237 (CCPA 1955); *In re Rinehart*, 531 F.2d 1048, 189 USPQ 143 (CCPA 1976); *Gardner v. TEC Systems, Inc.*, 725 F.2d 1338, 220 USPQ 777 (Fed. Cir. 1984), cert. denied, 469 U.S. 830, 225 USPQ 232 (1984); *In re Dailey*, 357 F.2d 669, 149 USPQ 47 (CCPA 1966).

With respect to claim 14, neither Yamai, Mars or Forehand appear to explicitly teach the statement of intended use of creating a channel through which cleaning solution can readily flow, the statement of intended use does not result in a structural difference between the claimed apparatus and the apparatus of the prior art. Further, because the apparatus is inherently capable of being used for the intended use the statement of intended use does not patentably distinguish the claimed apparatus from the apparatus of prior art. Similarly, the manner in which an apparatus operates is not

germane to the issue of patentability of the apparatus; *Ex parte Width* 10 USPQ 2d 1546, 1548 (BPAI 1989); *Ex parte McCullough* 7 USPQ 2d 1889, 1891 (BPAI 1988); *In re Finsterwalder* 168 USPQ 530 (CCPA 1971); *In re Casey* 152 USPQ 235, 238 (CCPA 1967). And, claims directed to apparatus must be distinguished from the prior art in terms of structure rather than function. *In re Danley*, 120 USPQ 528, 531 (CCPA 1959). "Apparatus claims cover what a device is, not what a device does." *Hewlett-Packard Co. v. Bausch & Lomb Inc.*, 15 USPQ 2d 1525, 1528 (Fed. Cir. 1990).

With respect to claims 15 and 16, the prior art discloses the claimed invention except for said points of electrical contact provided in an active surface of said device comprising a peripheral pad design or center type pad design.

However, it would have been obvious to one of ordinary skill in the art at the time the invention was made to have the points of electrical contact provided in an active surface of said device comprising a peripheral pad design or center type pad design, since it has been held that rearranging parts of an invention involves only routine skill in the art, *In re Japikse*, 86 USPQ 70 (SSPA 1950).

With respect to claims 19, 20 and 22, although the prior art does not appear to explicitly disclose the process limitations of "etching said barrier and flux removal from a gap between said second surface of said BGA substrate and said active surface of said semiconductor device having been performed after completion of flip chip assembly and solder reflow," the product of the prior art inherently possesses the structural characteristics imparted by the process limitation. See *In re Fitzgerald, Sanders and Bagheri*, 205 USPQ 594 (CCPA 1980).

With respect to claims 21 and 24, the prior art does not explicitly disclose that said points of electrical contact in an active surface of said device have a pitch of about 200 um or less or that said height of columns of pillar metal being between about 10 and 100 pm and more preferably about 50 um.

In any case, it would have been an obvious matter of design choice bounded by well known manufacturing constraints and ascertainable by routine experimentation and optimization to choose these particular dimensions because applicant has not disclosed that the dimensions are for a particular unobvious purpose, produce an unexpected result, or are otherwise critical, and it appears *prima facie* that the process would possess utility using another dimension. Indeed, it has been held that mere dimensional limitations are *prima facie* obvious absent a disclosure that the limitations are for a particular unobvious purpose, produce an unexpected result, or are otherwise critical. See, for example, *In re Rose*, 220 F.2d 459, 105 USPQ 237 (CCPA 1955); *In re Rinehart*, 531 F.2d 1048, 189 USPQ 143 (CCPA 1976)', *Gardner v. TEC Systems, Inc.*, 725 F.2d 1338, 220 USPQ 777 (Fed. Cir. 1984), ced. denied, 469 U.S. 830, 225 USPQ 232 (1984); *In re Dailey*, 357 F.2d 669, 149 USPQ 47 (CCPA 1966).

Claim 17 is rejected under 35 U.S.C. 103(a) as being unpatentable over Yamaguchi, Yamai, Mars and Forehand and further in combination with Pao et al., US Patent 5,931,371.

The prior art does not appear to show dummy solder bumps having been provided over the active surface of said device providing mechanical support for said device, said dummy solder bumps being provided in addition to said fine pitch, high

reliability solder bumps provided to said points of electrical contact in the active surface of said device.

However Pao utilizes a dummy solder bump (Fig 4) with fine pitch solder balls.

It would have been obvious to one of ordinary skill in the art to incorporate dummy solder bumps into the modified package of the prior art in order to improve reliability as taught by Pao (Column 1, Lines 53-57).

As for a claim of bumps, the prior art discloses the claimed invention except for dummy bumps being provided over an active surface. However, it would have been obvious to one of ordinary skill in the art to form bumps, since it has been held that mere duplication of essential working parts involve only routine skill in the art. *St Regis Paper Co v. Bemis*, 193 USPQ 8 (CA; 1977); see also *In re Harza*, 124 USPQ 378 (CCPA 1960).

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to David A. Zarneke whose telephone number is (571)-272-1937. The examiner can normally be reached on M-F 7:30 AM-6 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, William Baumeister can be reached on (571)-272-1712. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2829

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).



David A. Zarncke
Primary Examiner
February 16, 2005